Lecture 20 - Verilog HDL, Part 1