Lecture 21 - Verilog HDL, Part 2