Lecture 22 - Verilog HDL, Part 3